Vitis 详细教程
|
The AMD Vitis™ Unified Software Platform is a development environment for developing designs that include FPGA fabric, Arm® processor subsystems, and AI Engines. The Vitis tools work in conjunction with AMD Vivado™ ML Design Suite to provide a higher level of abstraction for design development. Learn how to use Vitis to implement a fully end-to-end application using software-defined flows.
If you are new to the Vitis software platform and want to start with the basics, or just want to get a quick overview of what Vitis can offer, look at the tutorials under Getting Started. From there, explore other tutorials on different topics.
Otherwise, if you are looking for a specific tutorial for the desired device or platform, or are interested in a special application or feature, you can select a tutorial from the topics as listed under the Tutorials.
In this repository, tutorials are organized by topic based on function and application. Each topic includes two sections:
To get a local copy of the Vitis-Tutorials repository, clone it to your local system by executing the following command:
git clone https://github.com/Xilinx/Vitis-Tutorials.gitThe default branch always reflects the latest Vitis release. If you need a different version, run git checkout <branch> after cloning the repository to switch to the appropriate branch.
Alternatively, you can download the repository as a ZIP file. This includes only the selected branch and is smaller than a full clone. To download a ZIP file of a specific branch, do one of the following:
Code button and select Download ZIP.wget https://github.com/Xilinx/Vitis-Tutorials/archive/refs/heads/2026.1.zip && unzip 2026.1.zip If you already know exactly which tutorials or folders you need, git sparse-checkout is an option to download only those parts. Please refer to Git documentation for usage details.
| Getting Started | |
| Start here! Learn the basics of the Vitis programming model by putting together your very first application. No experience necessary! | |
| Vitis Introduction | Vitis HLS Introduction |
| Vitis Libraries Introduction | Vitis Platform Introduction |
| Vitis Unified IDE for Embedded Design |
| AI Engine Development on AIE-MLv2 | |||
| Learn how to target, develop, and deploy advanced algorithms using Versal AIE-MLv2 architecture in conjunction with PL IP/kernels and software applications running on the embedded processors. | |||
| Feature Tutorials | Design Tutorials | ||
| A to Z AIE Bare-metal Flow for VEK385 | Radio-ML on AIE-MLv2 | Channelizer on AIE-MLv2 using Vitis Libraries :new: | Fractional Delay Farrow Filter on AIE-MLv2 :new: |
| AI Engine Development on AIE-ML | |||
| Learn how to target, develop, and deploy advanced algorithms using Versal AIE-ML architecture in conjunction with PL IP/kernels and software applications running on the embedded processors. | |||
| Feature Tutorials | Design Tutorials | ||
| A to Z Bare-metal Flow | Using GMIO with AIE-ML | AIE-ML Programming | Prime Factor FFT-1008 on AIE-ML |
| Runtime Parameter Reconfiguration | Packet Switching | AIE-ML LeNet Tutorial | AIE API based FFT for Many Instances Applications |
| Versal Integration for HW Emu and HW | AIE-ML Performance Analysis | Softmax Function on AIE-ML | Migrating Farrow Filter from AIE to AIE-ML |
| AIE Compiler Features | Matrix Compute with Vitis Libraries | Versal Custom Thin Platform Extensible System | Polyphase Channelizer on AIE-ML using Vitis Libraries |
| Tiling Parameter Programming | MNIST ConvNet on AIE-ML |
| AI Engine Development on AIE | |
| Learn how to target, develop, and deploy advanced algorithms using a Versal AI Engine array in conjunction with PL IP/kernels and software applications running on the embedded processors. | |
| Feature Tutorials | Design Tutorials |
| Versal Integration for HW Emu and HW |
暂无开放 Issues,或尚未同步最近议题。