Open source implementation of a Verilog formatter
No open issues yet, or sync has not completed.
No comments yet. Be the first to share.