Baike.dev
All toolsAI codingTrendingOpen sourceNewsSubmit
Log in
< Back to tools
R

RISCV_CPU

> 编程语言
Open source

A FPGA supported RISC-V CPU with 5-stage pipeline implemented in Verilog HDL

98 stars0 likes0 views
WebsiteGitHub

About

A FPGA supported RISC-V CPU with 5-stage pipeline implemented in Verilog HDL

Issues· 0 open

View all issuesOpen on GitHub

No open issues yet, or sync has not completed.

> Tags

Crisc-vverilog-hdl

No comments yet. Be the first to share.

> Details

PublishedAug 1, 2026
UpdatedSep 17, 2026
Category编程语言
PricingOpen source

> Related tools

T
TypeScript
JavaScript 的超集，为前端与全栈提供静态类型
P
Python
通用编程语言，广泛用于 Web、数据与 AI
G
Go
Google 推出的简洁高效系统语言