Support for HDLs (e.g., Verilog, VHDL) is recommended.

Suggest adding support for FPGA languages (e.g., Verilog, SystemVerilog, VHDL) with syntax highlighting and automatic file type detection.